Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
I am working in a project using de SAR_ADC_Seq component on PSOC5. I need to measure several currents. I am using INA138 from TI which give a output current proportional to the current to be measured. Adding a resitor to the output of the INA138 converts the ouput to voltage so I can measure them with the SAR_ADC. I have 8 channels in the ADC to measure 8 different currents. INA138 recommends to buffering the output signals (see attached image) before the ADC. My question: should I use a these buffers before the SAR_ADC_Seq?
The RL of the image in my system is 91K.
I dont see any data on the datasheet about the input impedance of the SAR_ADC_Seq and not any topic similar to this on Cypress comunities/forum.
If you need further details please do not hesitate to ask me.