Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
I am using two PSoC 5LP with two different sketches. The first PSoC simulate some SPI-Data-Transfer and the second should receive all Data. The RX-Buffer should be cleared by the DMA. The SPIS-Rx-Int. is set on "Interrupt when FIFO not Empty". The problem is that the Slave only receive the first Byte (Picture 1) and wont reset the Rx Interrupt (Picture 2). My Sketch based on the SPIM/SPIS-DMA example from cypress.
Did i forget some SPI config?
Is the timing for the SPIS-Interrupt correct at the 8th clock-rise?
Is there some kind of SPI-continously-receiving mode?