Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
The importance of system power consumption management cannot be overstated. The use of PSoC’s sleep mode is a simple and efficient way to reduce overall current draw without limiting the functionality. Significant power savings can be realized if attention is given to the proper entry, use, and exit of sleep mode. When implemented in conjunction with other power-saving features and techniques, sleep mode can be extremely effective in reducing the overall power consumption in a PSoC-based design. Below is an example of a technique to reduce the power consumption in sleep mode by disabling PSoC features that may remain active when the SLEEP bit is set.
Disable CT/SC Blocks
The continuous time (CT) blocks are powered down individually with a write to each ACBxxCRy or ACExxCRy register corresponding to the block’s column. The switch capacitor (SC) blocks are similarly controlled by the ASCxxCRy or ASDxxCRy registers. The example below shows how to disable the CT and SC blocks for column zero.
ACB00CR2 &= 0xfc; // Disable CT Block
ASC10CR3 &= 0xfc; // Disable typeC SC block
ASD20CR3 &= 0xfc; // Disable typeD SC block
The CT blocks can remain in operation because they do not require a clock source. However, the SC blocks do not operate because there is no clock source for the switches.