- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'd like to know maximum sample rate of ADC10.
Device is CY8C21123-24SXIT.
Current Data sheet mentions how to calculate sample rate.
But there is no maximum spec.
I can see maximum spec is 7.35 Ksps in old data sheet.
Please tell me maximum sample rate of ADC10.
Solved! Go to Solution.
- Labels:
-
PSoC 1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Matsushita-san,
The ADC10 can run at 7.35ksps under the following conditions:
Sysclk = 24MHz
Cpuclock = 24MHz
VC1 = 1
VC2 = 3
VC3 Source = VC2
VC3 Divider = 64
Dataclock = VC2
PWMH = 16 VC3 Period
PWML = 1 VC3 Period
Sampling Rate = 7.35ksps
Maximum sampling rate of 7.35ksps is possible only at 5V operation. At 3.3V and 2.7V as the CPU speed is less, the PWM low period is not sufficient for ADC calculation. So the PWM low period is increased and as a result the sampling rate comes down to 6.94ksps and 4.26ksps respectively.
Sampath
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Matsushita-san,
The ADC10 can run at 7.35ksps under the following conditions:
Sysclk = 24MHz
Cpuclock = 24MHz
VC1 = 1
VC2 = 3
VC3 Source = VC2
VC3 Divider = 64
Dataclock = VC2
PWMH = 16 VC3 Period
PWML = 1 VC3 Period
Sampling Rate = 7.35ksps
Maximum sampling rate of 7.35ksps is possible only at 5V operation. At 3.3V and 2.7V as the CPU speed is less, the PWM low period is not sufficient for ADC calculation. So the PWM low period is increased and as a result the sampling rate comes down to 6.94ksps and 4.26ksps respectively.
Sampath