Attachments are accessible only for community members.
Jul 13, 2018
08:03 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 13, 2018
08:03 PM
Hi There
Maybe someone can help me to optomize the attacched project.
Thank you very much in advance.
Solved! Go to Solution.
Labels
- Labels:
-
PSoC 5 Device Programming
-
PSoC 5LP
1 Solution
Attachments are accessible only for community members.
Anonymous
Not applicable
Jul 15, 2018
06:32 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 15, 2018
06:32 AM
Hi,
Attached the modified project. I have selected specific pins and net constraint for successful routing. If you notice in the analog viewer in .cydwr, positive input of DelSig ADC connects to all the analog global left (AGL) lines, but negative input connects to only odd numbered lines. But in the design, you want pins to be able to connect to both input ends of the ADC (on consecutive AMUX channels). So, the pins that can connect to odd numbered AGL lines are selected.
Another way was to configure the AMUX and ADC in single ended mode and get the differential voltage in firmware.
-Rajiv
3 Replies