- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
ERROR :Routing of asynchrononus signal Clock_1 as a clock to UDB component "\AudioClkGen:UDB_ACG:div:Div:u0\" is not supported unless a UDB Clock/Enable component is used
- Labels:
-
PSoC 3
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
When I build USBtoI2S code,display error:Routing of asynchrononus signal Clock_1 as a clock to UDB component "\AudioClkGen:UDB_ACG:div:Div:u0\" is not supported unless a UDB Clock/Enable component is use
Base on above question,How to solve it?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
the above sample code is Digital Audio - RDK - 2.2.0_20101117
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello David,
The clock that goes in to any of the UDB based component in PSoC3 could be of synchronous or asynchronous nature(synchronous to the BUS Clock). It is necessary to have the clock input to the I2S component synchronous. To achieve this,
- you need to place a "UDB Clock Enable" component on your Topdesign
- Connect the input clock to the input of the UDB Clock enable component
- Set to "true"
This should fix the issue. If you are still not able to resolve the issue please raise a case so that we can track and fix it.
-Udayan