Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
I am working with a CY8C201A0 chip powered by 5V and i would like to know the maximum electrical specifications in GPIO (configured to drive a LED in my case). I don't understand well the difference between 20mA source curent and 60mA sink current on even and odd ports pins that is specified in the datasheet page 21 (attach file).
If someone can let me know clearly the input/output current in each GPIO and simultaneously in any GPIO (MAX).
I hope i am clear enough, and thanking you in advance for your consideration.
Port 0 pins can source a Min of 0.01 mA (mostly the consumption of the GPIO cell when pin state is 1, without any external loads).
Port 0 pins can source a Max of 1 mA (limitation of the high side MOS in the GPIO cell)
The above results are guranteed for VDD > 3.1 V and total current sourced by all I/Os should not exceed 20 mA - this is a limitation from the VDD pad in the chip
IOH2 - High output current on Port 1 pins ==> Similar to above, the total of 20 mA applies to the entire chip not specific port. 20 mA source current is the MAX that the VDD pad in the device can take/withstand.
IOL - Low output current ==>
All I/Os can sink a Max of 20 mA current each at VDD > 3.1 V (this is limitation of the Low side MOS in the GPIO cell)
Since there are 2 GND pads inside this device, there are 2 groups of Pin for total current sink for the Chip. P0_2, P1_2, P1_3, P1_4 are connected to one GND pad and they can together sink a max of 60 mA and the remaining GPIOs can together sink a Max of 60 mA (this 60 mA is from the GND pad in the chip, because of 2 GND pads, you get two seperate limits). Provided VDD >3.1 V.
Hope this helps. Similarly there are specs for VDD<3.1 V given in Page 22.