Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
I'm just starting with PSoC devices, and was reading the datasheet for the timer component in PSoC Creator. Component Debug Window section states about timer registers which are described in the device trm. So I read the Timer, Counter, PWM section of the PSoC5LP TRM, and found that the fixed function timer has many modes available, such as: pulse width, period or stop on interrupt modes in gated timer mode and a few more. For example period mode means that the timer starts and stops on the rising edge on the enable input. But I can't see this mode in the timer component inside PSoC creator. The trm states that to enable period mode, two bits of TMRx_CFG2[1:0] should be set to 10. But PSoC5LP Registers TRM states that these two bits are reserved. My questions are:
1. Does any component in PSoC Creator use this and the other mentioned modes?
2. Are they available at all? Can I program the timer to use them?
3. Why the timer component datasheet says that the fixed function implementation has two-cycle lag with respect to the enable input, whereas the PSoC5LP TRM states that the timer has only 1-cycle lag?