Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
After one successful programming with my jtag, I'm not able to re-program my psoc5lp with it.
The error happen when doing step 3 Verify JTAG ID. In fact the APACC DATA Read never return the IDCODE now.
I'm using an on board ftdi as jtag programmer. I'm playing SVF file generated with hex2svf tool in programmer folder. There is a CPLD in the chain then the PSOC chip. I'm able to read IDCODE using JTAG IDCODE state.
My configuration is still JTAG 4-wire as factory setting
Which register could I check with TC TAP to verify that Step 2 as been success fully executed ?
As mention I use an on board FTDI (FT232H). So in fact PSoC Programmer is of no help here as it doesn't support FTDI based programmer.
I read many time "Psoc5lp Device Programming Specification" and didn't find any clue about what's going on.
I have access to TC TAP and DAP TAP JTAG operation (EXTEST,IDCODE) so I have no issue with device configuration (4-wire jtag as in factory setting)
The only difference with factory device is I think that my code is running in it (which toggle a pin). My issue is at step 3 of programmer guide where the read doesn't return IDCODE through debug port not jtag operation. So my guess is that read/write from debug port are not done properly at step 2 because the cortex is now running code
The question is : What could I do with TC TAP to check that I can issue proper read and write with DAP TAP