- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have some experiences on the 4100 Familly (CY8C4125LQI-483)- Now I need a fifth PWM only available on the 4100s family.
My main issue at the moment is the big difference in the watchdog API between both architecture:
I can setup the WDT delay to my needs i.e: 1.6 secs.
I used to "kick" the watchdog using the CySysWdtResetCounters(CY_SYS_WDT_COUNTER0_RESET); to reset the counter on the 4100,
This function is not present on the 4100s. What can I do to reset the watchdog counter on the 4100s device?
Thanks in advance for your reply.
You will find my setting for the WDT settings in the cydrw in the joined picture.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can find the cy_lfclk Component Manual at following page.
PSoC 4 Low-Frequency Clock (cy_lfclk)
Two types of WDTs are described in this document.
Regards,
Noriaki