- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to align two clocks running at 100KHz and 1MHz.
1. I declared a Design wide cock running at 1MHz
2. Then dragged and dropped two clock components in the top design.
3. Configured the source of one clock from "EXISTING" 1MHz design wide clock and for the other I used a new divider but the same design wide clock running at 1MHz.
The clock configured from "existing" design wide clock simply does not work.
Please help
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Why don't you use two clocks derived from HFCLK, one with divider set to 48, the other set to 480 (when running at 48MHz)
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This worked but not very elegant. See attached.
To config clock out to a pin see -
http://www.cypress.com/blog/psoc-sensei-blog/using-clocks-psoc-4
Regards, Dana.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I tried Bobs idea, used a divider on a 24 Mhz HFCLK, but PSOC 4 does not have phase align
feature, so 100 Khz clk started up 300 nS + from the 1 Mhz + edge. So that approach maybe
not useful.
Regards, Dana.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
...too bad, I thought that it would work...
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I came across this blog on Cypress website. It clearly explains how to synchronize two clocks on PSOC 4. I tried it, but didn't work for me.
Here is the link:
http://www.cypress.com/blog/psoc-sensei-blog/psoc-4-chained-clocks
May be this could help or perhaps I am missing out something.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content