Aug 30, 2015
03:19 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 30, 2015
03:19 PM
Table 49. External Clock Specifications
CMOS input level only.TTL input is not supported
I plan to run PRoC BLE at 5V, so what is these cmos level it wants?
As I have a 8MHz TTL clk available.
The ExtClk can not be doubled or multiplied? (PRoC does not have PLL ect?)
Labels
- Labels:
-
BLE
4 Replies
Attachments are accessible only for community members.
Aug 31, 2015
05:07 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 31, 2015
05:07 AM
Attachments are accessible only for community members.
Aug 31, 2015
05:14 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 31, 2015
05:14 AM
Aug 31, 2015
03:01 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 31, 2015
03:01 PM
Thanks for the prompt response.
I did think it was referring to triggers levels of cmos (70% Vdd), but just wanted to make sure it was not 1.8V core levels.
So no PLL, I guess is OK as I just want to keep same freq domain, could always switch over to IMO or ECO when I need higher speed.
Aug 31, 2015
03:08 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Aug 31, 2015
03:08 PM
Don't forget to put some series damping R, 10's of ohms, in series with
clock source to PSOC pin, layout dependent, to get good signal integrity.
Regards, Dana.