- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Please tell me the behavior state of GPIO pin during POR of PSoC4000S.
if the VDD passes over "Power On Reset" voltage, the state of GPIO pin follows GPIO configuration.
if the VDD is under "Power On Reset" voltage, how is the state of GPIO pin?
I think that it is "Analog input" and Hi-Z. Is this correct?
Best regards,
Yocchi
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
if the VDD is under "Power On Reset" voltage, how is the state of GPIO pin?
State: “High Impedance Analog”
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
if the VDD is under "Power On Reset" voltage, how is the state of GPIO pin?
State: “High Impedance Analog”
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Thank you very much for your reply.
I could find "high-impedance analog mode" in "AN86439 - PSoC® 4 - Using GPIO Pins" too.
https://www.cypress.com/documentation/application-notes/an86439-psoc-4-using-gpio-pins
Best regards,
Yocci