Nor Flash Forum Discussions
text.format{('custom.tabs.no.results')}
Hi,
Raising this new ticket as previous one "512Mb flash S25FL512SAGMFI013 failure" closed and not able to reply for the post.
Background:
SPI Serial Flash Memory S25FL512SAGMFIR11, 512Mbit, SO16 package is going for failure within 6 months to 1 year of time period.
An update from my originally reported problem.
On analyzing one of the field return card. I am able to read device ID of this part but starting few sectors read/ write is not consistent and finding number of places data read not matching with data written.
We tried to reprogram multiple times but data integrity is not there in various sectors belong to first bank.
Device ID is getting detected by firmware always. Just printing one uboot print of processor log.
Detected S25FL512S_256K with page size 512 Bytes, erase size 256 KiB, total 64 MiB
Since data is not consistent in various sectors and we are using this as processor boot memory, so processor gets stuck during bootup.
We are using mostly first bank (16MB) location only for processor uboot. On faulty chip, we found read/write access to locations 4MB onwards (all 3 banks except first) is ok. Since it is processor boot memory, so would be read just once during processor boot and write only if any image upgrade needed. (Happened 4-5 times only)
Datasheet mentions 100,000 Program-Erase Cycles on any sector typical. These sites are not having power backup and almost gets power cycle on daily basis but it does not explain endurance of sectors.
Please take up this on high priority. What is the external operating factor explains this issue.
Thanks
Anurag
Show Less
I have in my project S25FL064LABM memory, and I need a memory with more space (128MB or 256MB).
I use the memory with QSPI protocol .
The Speed version "AB" in 128 and 256 memory it isn't present.
My question is: Can I replace the S25FL064LABM (108 MHz) memory with S25FL128LAGM (133MHz) whitout changing anything in the hw and in the sw ?
They are 100% compatible ?
Thanks
Stefano
Show LessHello, I'm a student studying memory in south Korea.
Looking at Infineon's memory, I have a question about wear leveling of Standard SPI Nor Flash memory.
I wonder how many erase cycle should be done to initiate wear leveling function.
Thank you.
Show LessLooking for an IBIS model for S25FL512SAGMFIG13
Can we operate the component S76HS512TC0BHB013 in SPI/QSPI mode.
Hello,
Can you please give me access to Spansion flash file system code and sample ? I use Spansion and Cypress flash storage for various projects. Please send me an email.
Thank you !
Show LessHi all,
our board is equipped with a S70GL02GS 2Gbit NOR FLASH and a NXP T2080 processor.
We address two 256Mbyte physical banks (in this description I report the physical addresses we use ) divided in 4 128Mbyte logical banks connected to CS0 and CS2 as depicted in the following scheme:
CS2 Bank0 0xe0000000 -----------------------------------------------
128MByte
Bank1 0xe8000000 -----------------------------------------------
128MByte
CS0 Bank0 0xF0000000 -----------------------------------------------
128MByte
Bank1 0xF8000000 -----------------------------------------------
128Mbyte
----------------------------------------------- 0xffffffff (end of addressing)
On each bank we mount a filesystem (TFF0,TFF1,TFF2,TFFS3).
For CS0 we have TFF0 and TFF1, and each file system has a 64MByte dimension because these banks contain the reset word and the BootRom.
Our board boots (as written in the HW configuration of the T2080) from CS0 (thus from now on we will ignore CS2).
BootRom is written in the NOR memory starting from 0xfff00100 physical address and if we dump here we find the correct BootRom.
Here I attach the screenshot of the non corrupted memory:
see FIG1_not corrupted_NOR
When everything goes OK the micro T2080 boots correctly and the first instruction is found at the end of the bootRom. Thus at the address 0xfffffffC we find 0x4bff804.
On the other hand when the NOR flash is corrupted, the same part of the memory (size 131Kbyte = 0x20000) from address 0xFFFE0000 to address 0xFFFFFFFF, is erased (0xFFFF values written) as depicted in the following
see FIG2_corrupted_NOR
This fact (the deletion of the correct values in the physical address range 0xFFFE0000 + 0xFFFFFFFF of the NOR FLASH obtained by writing 0xFFFF in that address range) happens often.
Could be a spurious signal issue?
Could be a spurious signal on the reset input of the flash?
Coul be something else?
Thank you for your answers.
Massimo
Hi,
May I know the availability/life cycle of S29GL032N90BFA030 flash IC?
If it is no longer available ,could you please suggest an equivalent part for it along with the lead time.
Thanks
Show LessIs the S25FL127SABMFI100 different from the S25FL064LABMFI010 in terms of chip structure, package material, factory, etc.?
I couldn't find QTP, so I asked a question.
Show Less