Precautions when using the WRR Command on the S25FL-S Serial NOR Flash – KBA229055
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Version: **
Translation - Japanese: S25FL-S シリアルNORフラッシュでWRRコマンドを使用する際の注意事項 – KBA229055 - Community Translated (JA)
Question:
Why does the QUAD Enable bit in the configuration register of my S25FL-S get constantly cleared to 0 when I use the WRR command?
Answer:
The WRR command (Opcode: 01h) of the S25FL-S serial NOR Flash can accept either 8 or 16 data bits to be programmed. In other words, it can be used to program the Status Register alone (8-bit WRR command), or the Status Register and Configuration Register (CR) together (16-bit WRR command).
However, as soon as the user sets the QUAD bit CR [1] to 1, only the WRR command format with 16 data bits will be allowed. You should not write to the Status Register only (8-bit) using the WRR.
Not conforming to this rule may lead to inadvertent clearance of the QUAD bit, which in turn may lead to system crash or malfunction due to misconfiguration of the Flash Memory.
- Tags:
- 65 nm
- 65 nm flash family
- automotive
- clock
- data bus
- datasheet
- macronix
- micron
- mt28fw
- mx29gl512g
- mx29vs128f
- mx68gl1g0f
- mx68gl1g0g
- quad cleared
- quad enable
- read
- s25fl01gs
- s25fl128s
- s25fl256s
- s25fl512s
- s79fl01gs
- s79fl256s
- s79fl512s
- serial
- spi
- write registers
- wrr