Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Physical Interface and CPU Responsibilities for the SX2
Question: What physical interface is presented to the external master or CPU from the EZ-USB SX2? What is the external master or CPU responsible for?
The EZ-USB SX2 basically presents a Slave FIFO interface to the external master or CPU, complete with FIFO flags, status interrupts, etc. SX2 is an 'intelligent' USB 2.0 SIE-only device that handles the USB interface portion of the system. The external master is responsible for enumerating SX2, processing USB requests, and controlling the transfer of payload data.