Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
NoBL stands for No Bus Latency. NoBL devices are designed to be used in high performance systems on common I/O busses. NoBL SRAM's are capable of consecutive alternating reads/writes which are is possible with normal Synchronous SRAM's. This is achieved by eliminating idle cycles by making writes and reads symmetrical. NoBL SRAM's come in two flavors: Pipelined and Flow-through. Unlike normal Synchronous SRAM's where the write takes one clock cycle and read take 2/3 cycles depending upon Flow-through/Pipelined, the NoBL SRAM's take 2 clock cycles for writes and reads on a Flow-through and 3 clock cycles for writes and reads on a Pipelined NoBL SRAM.