Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Jitter Present at the PSoC 3/5LP Clock Output – KBA90382
Question: Why does jitter appear at the clock output of a high-frequency clock? How can it be avoided?
Consider the following schematic:
Figure 1. Clock Component Used in the Top Design
In Figure 1, the clock component is configured for 1 MHz and derived from the internal main oscillator (IMO), such as the 24-MHz IMO. The master clock used in the design is derived from PLL_OUT. Figure 2 shows the clock configuration tree that is used in the design.
Figure 2. Clock Configuration Tree
So, in this project, Master Clock is derived from PLL_OUT, while the clock source Clock_1 is based on the IMO. The PLL is uncorrelated to the IMO-based 1-MHz clock. This asynchronicity makes it indeterminate on the PLL clock cycle that will re-sync the IMO-based divided clock. This causes jitter on the clock output.
To eliminate this jitter, do one of the following:
Make the clock source of Clock_1 based on PLL_OUT.
Uncheck the option “Sync with MASTER_CLK” if Clock_1 is based on the IMO as shown in Figure 3.