Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Question: Does Cypress provide RTL code for creation of an SIE to be used with the Cypress CY7C68000 TX2 PHY chip?
Unfortunately we do not provide VHDL or Verilog code for creating the SIE logic that interfaces with the CY7C68000 transceiver. This is not a trivial task, and is usually undertaken by peripheral IP vendors such as Mentor graphics, Synopsys, etc., or ASIC vendors who want further integration. The assumption is that the USB 2.0 specification and UTMI specification are well understood.
Mentor graphics has a USB 2.0 VHDL core (MUSBHSFC):
A alternative part selection for you may be the CY7C68013A FX2LP or CY7C68001 SX2. The SIE logic is integrated into the USB core with these parts, and the FPGA can master the FX2LP or SX2 through the Slave FIFO interface for exchanging payload data with the host.