Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Question: How to interface external EEPROM to the PSoC1 ?
The interface depends on type of interface available in EEPROM.
To interface with a parallel EEPROM, the GPIO ports of the PSoC may be configured as StdCPU and can be used as address bus, data bus and the control lines. These lines can be controlled in firmware to generate the necessary address, data and control signals.
While, serial EEPROM memories that use I2C or SPI also may be interfaced with PSoC by using the digital communication User Modules of PSoC. For example, the 24C series of serial EEPROMs may be controlled using I2CHW Master resource.