Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
How can I program the Cypress parallel NOR Flash device from a FPGA using the JTAG port?
None of Cypress's parallel Flash devices have a JTAG port, so you cannot connect our Flash devices to a JTAG controller directly. If your FPGA has a JTAG port, and your FPGA is connected to the parallel Flash device in a normal way (address/data busses, CE#, WE#, OE#), you can write a program to input the address/ data busses, CE#, WE#, OE# information to the Flash device via the FPGA's JTAG port. However, you need a Boundary Scan Description Language (BSDL) file of the FPGA device from the FPGA manufacturer.