Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Can the PWM output be forced to "Low level" and “High level” in Traveo™ S6J3XXX series MCUs?
Yes.To force the PWM output to "Low level", set the Pulse Output Mask bit (PMSK) of the Timer Control Register (TMCR) to "1". Another option is to set the PWM duty value to "current duty value > cycle value" while outputting the PWM signal, which will force the output to "Low level" when the next underflow event occurs.
To force the PWM output to "High level" (= 100% Duty pulse), set the same values for the PWM Cycle Setting Register (PCSR) and the PWM Duty Setting Register (PDUT). This will force the output to "High level" when the next underflow event occurs.
Note: This KBA applies to the following series of Traveo MCUs: