Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

FAQ on 65nm 72M QDRII/II+/DDRII/DDRII+ SRAM family

lock attach
Attachments are accessible only for community members.

FAQ on 65nm 72M QDRII/II+/DDRII/DDRII+ SRAM family

Anonymous
Not applicable
Question: FAQ

 

Answer:

Question: What technology is U065?

Response: The U065 represents the 65nm technology node.

 

Question:  Why is Cypress offering devices in 65nm technology?

Response: The UMC 65nm node is a die shrink of the existing devices in 90nm technology node and enables devices to

operate higher frequencies.

 

Question: Are these devices in 65nm technology form,fit and function compatible with the equivalentdevices in existing 90nm technology?

Response: Yes, these devices in 65nm technology node are form, fit and function compatible with equivalent devices in existing 90nm technology.

 

Question: What are the advantages of the 65nm device family over the 90nm device family.

Response: The advantages are as below:

  •   Operates at higher clock frequencies (upto 550MHz)
  •   Has Lower power consumption (~30% lower than 90nm device equivalent)
  •   Has Wider data valid window (~35% higher than 90nm device equivalent)
  •   Lower Input/Output capacitance(~60% lower than 90nm device equivalent)
  •   On-Die termination for input signals for better signal integrity

 

Question: What are the frequency ranges supported in the 65nm device family.

Response: The frequency ranges supported are between 300MHz and 550MHz.The maximum frequency supported will vary for different device option as below:

         

 

                                                                                 
   

     Device option

  
   

     Maximum frequency

  
   

     QDRII/QDRII+ Burst 2 device

  
   

     2 cycle

   

     read latency

  
   

     333MHz

  
   

     2.5 cycle

   

     read latency

  
   

     333MHz

  
   

     QDRII/II+/DDRII/II+ Burst 4 device

  
   

     2 cycle

   

     read latency

  
   

     450MHz

  
   

     2.5 cycle

   

     read latency

  
   

     550MHz

  

 

 

Question: What package will these devices be offered.

Response:  These devices will be offered in the industry standard 165 ball FBGA package (15mm x 17mm x 1.4mm)

 

Question: What is the advantage of On-Die termination (ODT) supported in these device family.

Response:  The On-Die termination on the inputs for these devices improves signal integrity and reduce system cost by eliminating costly external termination resistors and saves board space .Please note that the ODT feature is supported only for the QDRII+/DDRII+ products.For more information on ODT, please refer to the application note ?On-Die termination for QDRII+/DDRII+ SRAMs on Cypress website www.cypress.com

 

Question: What configurations will these devices be offered?

Response:  These devices will be offered in x9,x18 and x36 configurations.

 

Question: Will these devices use a PLL or a DLL.

Response: These devices will use a PLL.

Attachments
0 Likes
309 Views
Contributors