Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
2. Band Width = ADC_Rate * 0.22 (0.22 because of the sinc4 filter in Decimator) (Hz)
Note: The miminum and maximum allowed ADC_Clock frequencies are 128 KHz and 6.144 MHz (for resolution upto 14 bits) or 3.072 MHz (for resolution from 15 to 20 bits). For various Decimation rates/Over-Sampling ratios supported by PSoC3's Delta-Sigma ADC, Please refer this KB article.
Example: Given: Minimum ADC Rate = 48 Ksps and input signal BW = 22 KHz
Calculation: ADC_Rate = Band Width / 0.22 = 22 K / 0.22 = 100 Ksps
In order to achieve 100 Ksps, the maximum resolution we can get is 14 bits in Continuous Conversion mode.
Therefore the clock required is ADC_Clock = ADC_Rate * Decimation_Rate = 100 K * 32 = 3200 KHz which is within the limit of 6.144 MHz for ADC Clock Range.