Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
OK
Help
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 

Knowledge Base Articles

CE not present in some Dual port SRAM's E.g CY7C0853V

Anonymous
Not applicable
‎Jun 11, 2011 01:55 AM

CE not present in some Dual port SRAM's E.g CY7C0853V

Question: - How do I enable and disable this dual-port since there are no Chip Enable (CE#) pins?  - If I have R/W# tied low on one side (always writing), how can I stop it when I need to?

 

Answer:

The CY7C0853V does not have Chip Enables. Instead you can use the 4 Byte Enables (B0-B3) pins on each port to mimic the same function. So if you want to disable reads and writes to the dual-port, you can have B0#-B3# high. This will "disable" all memory accesses. It is the same circuitry as CE#.

It is not recommended to use only the Output Enable (OE#) signal to control memory accesses. Disabling OE# will indeed disable any read data, but it will not stop writing data into the memory. It is okay to disable the OE# signal in addition to B0#-B3# during read operations, but even if you do not, the data bus is tri-stated when none of the byte enables are selected.

Labels
0 Likes
Rate this article:
Version history
Revision #:
1 of 1
Last update:
‎Jun 11, 2011 01:55 AM
Updated by:
Anonymous
 
View article history
Contributors