Back to Back Write in Synchronous SRAMs - KBA82781
Anonymous
Not applicable
Oct 03, 2012
04:23 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Oct 03, 2012
04:23 AM
Version: *A
Translation - English: https://community.cypress.com/docs/DOC-20425
Question:
Can /WE be kept LOW during back-to-back write operations or does it have to be toggle on every write operation in Synchronous SRAMs?
Answer:
Yes, you can keep the /WE low during back-to-back write operations. There is no problem in doing so.
For Sync SRAMs, Write operation happens when a LOW is detected on the rising edge of the sampling clock, as against a /WE pulse in Async SRAMs. So, for back-to-back Write operations, /WE can be kept LOW.
Labels
- Tags:
- synchronous srams
Rate this article:
Contributors
-
This widget could not be displayed.Anonymous