Strictly necessary cookies are on by default and cannot be turned off. Functional, Performance and Tracking/targeting/sharing cookies can be turned on below based on your preferences (this banner will remain available for you to accept cookies). You may change your cookie settings by deleting cookies from your browser. Then this banner will appear again. You can learn more details about cookies HERE.
Strictly necessary (always on)
Functional, Performance and Tracking/targeting/sharing (default off)
Are the FIFO's accessible (for either reads or writes) when the part enters BIST mode (CY7C924ADX or CY7C9689A)
Question: 1)Can I read characters from the RXFIFO during BIST mode (CY7C924ADX or CY7C9689A)? 2)Can I write characters to the TXFIFO during BIST mode (CY7C924ADX or CY7C9689A)?
Receive FIFO: (When RXBISTEN* is enabled and RXFIFO is enabled) All writes to the RXFIFO are SUSPENDED. Any data present in the RXFIFO will also remain in the FIFO and cannot be read until BIST operation is complete. RXFULL* flag will be used to present BIST progress until BIST is disabled. The RXFIFO will be bypassed, but the data present in the FIFO will remain valid. RXFULL* is used to signify the beginning of each BIST loop.
Transmit FIFO: (When TXBISTEN* is enabled and TXFIFO is enabled) All reads from TXFIFO are SUSPENDED and BIST generator is enabled. The TXFIFO remains available for loading of data. It may be written up to its normal maximum limit while BIST operation takes place. TXEMPTY* flag will be used to present BIST loop status until BIST is disabled. On the TX side, it is NOT bypassed. You can still load data to the TXFIFO while BIST is running.
This behavior is documented in more detail starting on pg. 39 of the datasheet.