Hyper RAM

cancel
Showing results for 
Search instead for 
Did you mean: 
Ask a question

Recent discussions

Sort by:
wdshep
Hyper RAM
Is it possible to convert the Verilog S27KkL0642.v Model into a netlist? I have been using the S27KL0642.v model very successfully with the Intel Star... Show More
wdshep
Hyper RAM
In studying the Hyper Ram Bus Specifications and the timing of the bus signals specifically the relationship between RWDS and the 8 Data bits, I am no... Show More
wdshep
Hyper RAM
I am looking for a Verilog or VHDL Simulation Model for a Hyperram memory device.  Does it exist?  I am using the IS66WVH16M8ALL-166B1LI device, but a... Show More
GirijaC_46
Hyper RAM
The demo showcases the HyperRAM in Industrial or consumer HMI application as an expansion Memory in Display Applications. This demo demonstrates the H... Show More
AlUz_4821276
Hyper RAM
How many mixed of HyperRAM / HyperFlash can exist on the same bus? What are the limitations and critical points?e.g.2x HyperRAM  + 1 x HyperFlash 1x H... Show More
AdSi_4717311
Hyper RAM
I working on some hardware that will use the S70K HyperRAM.The hardware guide for HyperRAM, where it talks about layout requirements and such, makes a... Show More
prbh_4725631
Hyper RAM
Hello,  I am working on iMX8QXP based custom board with Yocto L5.4.24-2.1.0.On our board, we are trying to communicate S27KS0641 HyperRAM using the Fl... Show More
MaRe_4628281
Hyper RAM
My application will use a NXP imxRT1050 FlexSPI summunication with two memory devices:  Cypress S27KS0641DPBHV020  Cypress S26KS256SDPBHV020Cypress Do... Show More
ohhi_2816686
Hyper RAM
HyperRAM has two device technologies.   - 63nm DRAM Process Technology   - 38nm DRAM Process TechnologyAre there any functional differences between th... Show More
JaMa_1550451
Hyper RAM
I was hoping to do some preliminary development with HyperRAM and a Xilinx FPGA, but am having some trouble finding anything pre-built.  I found one o... Show More
Board Information

Hyper RAM

HyperRAM™ memory Forum discusses self-refresh DRAM operating on the 12-pin HyperBus interface. With a read throughput up to 333 MB/s, the HyperRAM for SoCs with limited on-board RAM providing external scratch-pad memory for fast read and write operations.
Top liked authors