cancel
Showing results for 
Search instead for 
Did you mean: 

Hyper RAM

New Contributor

How many mixed of HyperRAM / HyperFlash can exist on the same bus? What are the limitations and critical points?

e.g.

2x HyperRAM  + 1 x HyperFlash

1x HyperRAM  + 2 x HyperFlash

Thx.

0 Likes
Reply
1 Solution
Moderator
Moderator

Hi,

There are no limitations from the device side. every chip will have a separate CS pin which can be used to select any required device. The controller drive strength will be the limiting factor for this selection and what are the design requirements. If the controller can support more fan out you can have more chips sharing the address and data lines. Both the configuration that you have mentioned as an example, we have seen them implemented. You can also check our layout guidelines for more information.

Thanks,

Pradipta.

View solution in original post

2 Replies
Moderator
Moderator

Hi,

There are no limitations from the device side. every chip will have a separate CS pin which can be used to select any required device. The controller drive strength will be the limiting factor for this selection and what are the design requirements. If the controller can support more fan out you can have more chips sharing the address and data lines. Both the configuration that you have mentioned as an example, we have seen them implemented. You can also check our layout guidelines for more information.

Thanks,

Pradipta.

View solution in original post

New Contributor

Thank you Pradipta.

Take care.

Ali

0 Likes
Reply
Top labels