1Msps SAR ADC without DMA

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
KevinR_91
Employee
Employee
25 replies posted 10 likes received 10 replies posted

The attached PSoC Creator projects for PSoC4S show how to get the highest sample rate on devices that do not include DMA. Direct register writes, and the SAR sequencer are used to help move data from the ADC efficiently on devices that support a 1Msps ADC but do not have DMA and require the CPU to access data. In PSoC4S and other devices without DMA it is difficult to achieve a sustained 1Msps rate since the CPU is required to move the data from the ADC and the 1Msps ADC requires the CPU clock to be dropped to 36MHz.  The workspace includes a project that samples a single channel and uses direct register access to move each sample from the ADC to achieve a continuous 500ksps ADC.  A second project uses the SAR sequencer to buffer up to 8 channels of data to achieve a continuous 1Msps with minimal CPU intervention.  Both projects are in the same workspace and can be tested on CY8CKIT-041-41XX.

4 Replies