- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
can anyone tell me if I can use the CY2302 as a level shifter? I want to create a zero delayed 3.3V - version of a 5V CMOS clock signal.
According to the datasheet the voltage at any pin can be up to 7V, independent of the supply voltage. Also the HIGH and LOW input voltage levels are the same for a 3.3V and 5V supply.
Thus I think it should be possible by supplying the CY2302 with 3.3V and apply the 5V clock to the reference input.
Does anything speak against it? E.g. an inflluence on the zero delay property?
BR
Matthias
Solved! Go to Solution.
- Labels:
-
Clock Distribution
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Matthias,
The device CY2302 accepts input greater than VDD. So, you can use it as level shifter from 5V input signal to 3.3V output signal (VDD = 3.3V).
Thanks and Regards,
Sudheesh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Matthias,
The device CY2302 accepts input greater than VDD. So, you can use it as level shifter from 5V input signal to 3.3V output signal (VDD = 3.3V).
Thanks and Regards,
Sudheesh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
thank you for the reply.
BR
Matthias