Jan 07, 2019
10:36 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 07, 2019
10:36 PM
About CY2304.
Is there a problem with how to input the same CLK as the REF terminal to the FBK terminal?
In Japanese。
CY2304の使い方ですが、FBK端子に、REFのクロックをそのまま入力する回路を見ました。
このような使い方は初めて見るのですが、PLLの誤動作などのリスクはありませんか?
メッセージ編集者: Katsuyuki Asai 一部、文言を修正しました。
Solved! Go to Solution.
Labels
- Labels:
-
Clocks and Buffers
- Tags:
- cy2304 fbk
1 Solution
Jan 08, 2019
02:38 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 08, 2019
02:38 AM
Hi,
A feedback connection should be made from one of the 4 output connections/pins of the IC. Then only the output will match the Input and PLL will be in a locked state. If you apply the reference only as Input and feedback then there is no guarantee that the output is following the input. In fact the PLL is not even utilized in this situation.
Thanks and Regards,
Pradipta.
2 Replies