Can UDB logic configuration can be preserve when a software or watchdog reset in PSOC parts

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Anonymous
Not applicable

Hi Guys,

   

    Could you please let me know if UDB logic configuration can be preserve or not when a software or watchdog reset in PSOC parts?  thanks.

0 Likes
1 Solution
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Bob, I did a hunt for the underlying mechanism that programs a UDB, non of the ap notes

   

speaks to its loaded from flash into ram configuration registers. There obviously was an

   

assumption users were FPGA knowledgable, which is a mistake in my estimation.

   

 

   

Regards, Dana.

View solution in original post

0 Likes
8 Replies
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

The current configuration including UDB-settings will be re-written from your design. Any changes to redisters you made during the run of the program will get lost.

   

 

   

Bob

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Bob, I did a hunt for the underlying mechanism that programs a UDB, non of the ap notes

   

speaks to its loaded from flash into ram configuration registers. There obviously was an

   

assumption users were FPGA knowledgable, which is a mistake in my estimation.

   

 

   

Regards, Dana.

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Dana,

   

afaik there are a handfull of "Registers" for each UDB which settings are extracted from the generated verilog, including the necessary routing. Even Datapath objects are realized the same way. Changing these settings at run-time IS possible, but I question the need for that. Would make me feel like living at the brink of the world playing baseball.

   

 

   

Bob

0 Likes
Anonymous
Not applicable

Hi Dana and Bob,

   

     thanks for your kindly reply. are there any documentation to describe the UDB initial mechanism?
what I mean is if a Software reset happened, are there any ways to avoid UDB re-configred, just keep previous logic which has been implemented?

   

thanks,

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

This should help -

   

 

   

www.cypress.com/

   

 

   

Regards, Dana.

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

In that ap note is a section -

   

 

   

Modifying Startup

   


The startup procedure may be altered to better fit a
specific application’s needs. There are two ways to
modifying device startup: using the design wide
resources (DWR) interface in the PSoC Creator GUI, and
modifying the PSoC 3 startup code stored in the CPU
specific source files and CyFitter_cfg.c.

   

 

   

Regtards, Dana.

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Just for my curiosity: What is the reason you do not want the UDBs (ant probably Analog parts) to be excluded at reset.

   

 

   

Bob

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

OMG! a double negation! I WOULD LIKE TO HAVE AN EDIT FEATURE. And if possible in this decade.

   

 

   

Bob

0 Likes