how to connect several BUS

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
EvPa_264126
Level 7
Level 7
500 replies posted 250 replies posted 100 likes received

Is it possible to connect the fragments of severalBUS

0 Likes
15 Replies
HeLi_263931
Level 8
Level 8
100 solutions authored 50 solutions authored 25 solutions authored

At least not making it looking much better than your original solution. What you can do:

   
        
  • draw your two busses
  •     
  • for each bus, create 7 breakout wires
  •     
  • assign each breakout wire with the proper bit (0-6)
  •     
  • then you can connect the breakout wires with each other
  •    
   

I tested this, and the busses still kept their original names.

   

Correction: I just tried to build this project, and got the error: "CRL and SR are connected and have inconsistent base names".

   

So this doesn't work, and seems not to be supported. But in the end this makes sense that way - nets need to have consistent names to ensure proper routing.

   

I would propose you create a bus containing the data lines and th4 clock. Then you can connect only the lines you really need, like you would do in any other schematics editor.

0 Likes
lock attach
Attachments are accessible only for community members.
EvPa_264126
Level 7
Level 7
500 replies posted 250 replies posted 100 likes received

thanks. It is a pity that I can not assign a common name of several conductors in different bus.
Information for Technical Support:
 When i edit bus and has error - error remains even after removal of the bus.
 I have to close the project and download it again.
 An example of such an error is attached below.
 

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

A very unusual way to get out of this naming-problem could be to write a custom-component and hoping for the optimizer.

   

 

   

Bob

0 Likes
lock attach
Attachments are accessible only for community members.
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Yes, that approach works, see attached project

   

 

   

Bob

0 Likes
lock attach
Attachments are accessible only for community members.
EvPa_264126
Level 7
Level 7
500 replies posted 250 replies posted 100 likes received

Thank you, Bob. I tried to change your project, but I have certainly failed.

0 Likes
HeLi_263931
Level 8
Level 8
100 solutions authored 50 solutions authored 25 solutions authored

This "persistent error" problem happens not only with busses, but with serveral others too. Sometimes they even persist aver re-opening the project. And there is no way to clear the error list 😞

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

One of the errors you get has to do with connecting an input pin to the output of the status register, same with the control reg.

   

Control has inputs, Status has outputs...

   

 

   

Bob

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

... and connecting more than 1 signal to form a bus does not work within a component, but you may make the connection on the schematic by specifying the signal to be part of the bus. I would suggest you to correct your Input/Output problem and post your resulting project again.

   

 

   

Bob

0 Likes
lock attach
Attachments are accessible only for community members.
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Sorry, my last posts were rubbish!

   

Corrected project attached.

   

 

   

Bob

0 Likes
lock attach
Attachments are accessible only for community members.
EvPa_264126
Level 7
Level 7
500 replies posted 250 replies posted 100 likes received

:)))))))))))

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Yes, that should always work, I never doubted that. But you wanted to connect differently NAMED nets and that will only work with the UserModule-trick.

   

 

   

Bob

0 Likes
lock attach
Attachments are accessible only for community members.
EvPa_264126
Level 7
Level 7
500 replies posted 250 replies posted 100 likes received

Oh, I'm sorry. I forgot that only half of the question asked.

   

Part 2: Is it possible to connect the conductors of bus in a random order.
(such as the project below).

   

I will not ask if I could rename the bus conductors))).

0 Likes
Anonymous
Not applicable

Hi,

   

i would like to combine a G1a[7:6] and a G1b[2:0] to a G1[4:0] signal. The G1[4:0] signal should be the input to a 5-bit digital comparator. Any idea how to draw this in Creator?

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

Have a look at oddisey1's component here.

   

 

   

Bob

0 Likes
Anonymous
Not applicable

This looks like a very nice component. I will certainly test this later. For now i have solved my connection problem with a small verilog component....

0 Likes