Instantiate a clock inside a verilog component

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
HuEl_264296
Level 5
Level 5
First like given 25 sign-ins First solution authored

I am creating a Verilog component which requires a clock. I would like this to be an internal clock, so that the user doesn't need to concern themselves with it.

   

 

   

I have seen some components (eg PWM) which have the option of an internal clock. This is implemented by using a schematic component containing the clock plus another verilog component.

   

 

   

Is it possible instead to simply instantiate a clock within the Verilog?

0 Likes
2 Replies
HeLi_263931
Level 8
Level 8
100 solutions authored 50 solutions authored 25 solutions authored

AFAIK you need the external clock. This is because PSoC needs to allocate a clock resource for that (e.g. a divider), and this is something separate from the UDB. So you will need a schematic component for that.

0 Likes
Bob_Marlowe
Level 10
Level 10
First like given 50 questions asked 10 questions asked

There is no VeriLog instruction that creates a clock and sets its frequency, Easiest would be to connect a clock to your component and use that a s a macro or wrap it into a schematic component.

   

 

   

Bob

0 Likes