- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am not sure whether this is a PSoC 5LP programming, architecture or PSoC Creator question.
In our design we have very few external pins that we can use for debugging.
My understanding of the documentation is that the "dis_dbg_prt bit" of the MLOGIC_DEBUG register
is a "run-time" overwrite of the DPS bits in the Non-volatile latches.
What I want is the NVL-bit to be in debug port setting (default setting 01 = 4-wire jtag), but I still want to route
signals in the schematic from the pins p1[0] - p1[3].
This part of the schematic would only be activated by writing the MLOGIC_DEBUG register and thereby turning the
pins into GPIO.
Is that technical possible, or do I misinterpret the documentation, and if, how do I do that in PSoC Creator, which
does not allow assigning the debug pins as long as in system-wide setting the debugging mode is selected.
Andreas
- Labels:
-
PSoC 5LP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I would suggest you to create a MyCase and having answered your question from a Cypress engineer.
On top of this page: Support & Community -> Technical Support -> Create a MyCase
Bob