Anonymous
Not applicable
Oct 20, 2014
01:31 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 20, 2014
01:31 AM
Hi I have questions. I read a FX2LP datasheet because I will use CY7C68016A 56-pin QFN. Moreover, I need synchronization for data signal on camera interface. However, there is no IFCLK pin in the chip. Instead, that have PE0 pin. Can I use PE0 pin as IFCLK? If this is impossible, how to synchronize data signal? I couldn't obtain enough information in datasheet....
Solved! Go to Solution.
Labels
1 Solution
Anonymous
Not applicable
Oct 20, 2014
01:46 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 20, 2014
01:46 AM
Hi,
Yes Cy7c68016A doesn't have IFCLK pin.Instead of this PE0 a bidirectional GPIO is available.There is no interface clock pin option available with CY7C68016A.
For your application it is better to use Cy7C68014A as CY7C68014A and CY7C68016A have a similar lower suspend current (in case if you are worrying about suspend current).
Regards,
Vikas
2 Replies
Anonymous
Not applicable
Oct 20, 2014
01:46 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 20, 2014
01:46 AM
Hi,
Yes Cy7c68016A doesn't have IFCLK pin.Instead of this PE0 a bidirectional GPIO is available.There is no interface clock pin option available with CY7C68016A.
For your application it is better to use Cy7C68014A as CY7C68014A and CY7C68016A have a similar lower suspend current (in case if you are worrying about suspend current).
Regards,
Vikas
Anonymous
Not applicable
Oct 20, 2014
04:53 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 20, 2014
04:53 AM
Thank you for your answer. I will use CY7C68014A.