ADC Delsig Problem

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
Anonymous
Not applicable

 I have a schematic like this, before i made it in psoc 3, but i have psoc 4 CY8CKIT-049-42xx  and i want to make it in psoc 4, but there is no adc delsig there. so what can i do?

0 Likes
7 Replies
lock attach
Attachments are accessible only for community members.
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Use the SAR in differential mode. limited to 12 bits, but with averaging

   

you can get more ENOB, see the ap note attached.

   

 

   

0 Likes
Anonymous
Not applicable

 how can i make two input lika that?

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

When you double click component it opens its configurator -

   

 

   

   

 

   

Also signal averaging is done in software by collecting n samples and dividing

   

the total of all samples by n.

   

 

   

Regards, Dana.

0 Likes
Anonymous
Not applicable

 when i build my schematic and program, i got some errors like this

   

Elaborating Design...

   

ADD: pft.M0085: error: No Bootloader component was discovered in the design.

   

Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)

   

how can i fix this?

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

This might help you.

   

 

   

Regards, Dana.

0 Likes
Anonymous
Not applicable

 i'm sorry, but there is no file that you mention

0 Likes
ETRO_SSN583
Level 9
Level 9
250 likes received 100 sign-ins 5 likes given

Try this -

   

 

   

www.dropbox.com/s/2h96beh1fbvz4e2/noise_notes.zip

   

 

   

Regards, Dana.

0 Likes