- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi , everyone:
Now, I'm debugging the Cyusb3014 and my project design and implementation scheme is that "ADC -> (FPGA->RAM) -> USB -> PC (win 7 32bit)". My Problem is that:
P1: when I executed this code, the recieved datas were right every time.
- //while(1)
{
openUSB();
USB3_ReadData(nBuffer,0,8192);
} -
P2: when I executed this code for a while, the programs stopped (NOT ON THE BEGINING) and messaged "By an unhandled exception, while reading position 0x00000000 access conflict".
while(1)
{
openUSB();
USB3_ReadData(nBuffer,0,8192);
}
P3: when I executed this code for a while,the programs didn't stop, but after a while,the recieved datas repeated until I stop the program.
openUSB();
while(1)
{
USB3_ReadData(nBuffer,0,8192);
}
//nBuffer size is 4096;
I don't know what's the problem. Firmware, Hardware or Software? I hope you can give me some advise.
Firmware: Slave fifo sync 16bits
Thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
How have you implemented the USB3_ReadData function? Does any function inside that return false or time out?
Regards,
-Madhu Sudhan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks Madhu Sudhan
openUSB(); // init usb3.0
USB3_ReadData() // set the buffer size and recieve data from usb
Now, things like that :
My CYUSB3014 board : It doesn't connect to FPGA board
My app: I had tested other CYUsb3014 board and it worked fine
My firmware: In source sink mode and sending the incremental datas
At beginning, My board works fine,but it always stops working afer a few time.
I cann't understand why it worked fine at beginning and will error after a few time.
Thanks
z c c
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks very much ,this problem is because that the bad route of the hardware designed.