You might consider filing a CASE and provide both Creator versions, asking
the question why timing changed substantially.
To create a technical or issue case at Cypress -
“Create a Support Case”
You have to be registered on Cypress web site first.
Warp Verilog has very course timing controls, very limited.