-
1. Re: Ext Clock other than P0[6]
Sorry, I cannot help you because I cannot read your language.
Cab you please post your complete projects, so that we all can have a look at all of your settings. To do so, use
Creator->File->Create Workspace Bundle (minimal)
and attach the resulting file.Bob
-
2. Re: Ext Clock other than P0[6]
I'm sorry that my question was wrong.
I tried to assign 'SPI Slave SCK' to other than P0[6] while using Ext Clock (it uses P0[6]).
In *.cydwr "Pins" tab, I could not assign the "/SPIS:sclk_s/" to other than P0[6] ('SPIS' is a SPI Compornent (SCB mode) defined as Slave). It happened "Build Error" or did not work well.
My project is not simple and it works well now. (It does not use Ext Clock)
I'll attach the bad project later.
thank you.
-
3. Re: Ext Clock other than P0[6]
SCB-based components in PSoC4 have dedicated GPIO pins. So you need to choose wisely when using the pins, there are several SCBs, each with its own pins.
Bob
-
4. Re: Ext Clock other than P0[6]
I look up in the table "Pinouts" (P.10 -P.11) of the DATASHEET "PSoC® 4: PSoC 4200 Family Datasheet".
http://www.cypress.com/file/138656/download
It seems that P0.6 is used for the Ext Clock, and for the scb1_spi_clk[1].
So, if the Ext Clock is used, can not I use P3.2(scb1_spi_clk[0]) for the SPI SCK?
Can I use SCB0(P4.2 : scb0_spi_clk) for the SPI SCK?
Now, I use it for UART.
-
5. Re: Ext Clock other than P0[6]
What is your problem? When you unlock all pins, Creator will probably find a solution for you.
Yes, P0_6 is used for external clock input.
You have to care for SCB0 and SCB1 each having its own set of dedicated pins.
Bob
-
6. Re: Ext Clock other than P0[6]
Ok, I understand. I can not use Ext clock and SPI(SCB mode) and UART at a once.
thank you.
-
7. Re: Ext Clock other than P0[6]
Use a CY8C42xx PSoC4 and a UDB based UART, then you can use external clock and SPI.
Bob
-
8. Re: Ext Clock other than P0[6]
I have no time to validate this problem. I use a PSoC 4 Prototyping Kit CY8CKIT-049-42XX. I will try to use a UDB based UART.