The topdesign is a file that collects and wires components only, thus defining your complete project. Verilog can be used to build your own components.
The topdesign is a file that collects and wires components only, thus defining your complete project. Verilog can be used to build your own components.
