PCB Layout of CY7C68013

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
Fayne_Meng
Level 4
Level 4
Distributor - Weikeng(GC)
100 sign-ins First like received 10 likes given

Hi,   

     请教一个技术问题关于赛普拉斯 CY7C68013的问题,PCB Layout的时候如附件截图的数据总线和地址线需不需要做等长处理? 是否此款芯片只有USB2.0的DP&DN管控一下等长和阻抗?附件截图请参考,谢谢。

0 Likes
1 Solution
YiZ_31
Moderator
Moderator
Moderator
1000 replies posted 750 replies posted 500 replies posted

我们的要求里只有对DP DM要求阻抗匹配。这些IO信号没有等长的要求。

View solution in original post

0 Likes
2 Replies
YiZ_31
Moderator
Moderator
Moderator
1000 replies posted 750 replies posted 500 replies posted

我们的要求里只有对DP DM要求阻抗匹配。这些IO信号没有等长的要求。

0 Likes
Fayne_Meng
Level 4
Level 4
Distributor - Weikeng(GC)
100 sign-ins First like received 10 likes given

您好,

     非常感谢您的解答,谢谢。

0 Likes