HI, CY7C68013A is not recognized by the PC.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
ToHa_4050341
Level 1
Level 1
First like given

Hi, My name is Tomer and im working as a HW Engineer at ESL. few months ago i purchased from you IC 7C68013A 128TQFP CY7C68013A. I've made my board design based on the chip. now after the board is already manufactured im started the integration process. during the integration process the USBIC 7C68013A 128TQFP CY7C68013A  is not recognized by the PC. I’ve tried to use another COTS board with the same chip , and i saw that the PIN D+ is pulled high and the D- is pulled down and.  in my design both D+ and D- is pulled down. My question is : is there any first startup configuration should be done on the first use ? Best regards, tomer.

0 Likes
1 Solution
YatheeshD_36
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hello Tomer,

The D+ line needs to be pulled up by the device within 100 ms of connection to the host PC in order for the host PC to recognize the device.

If you are not using any external firmware load, then this is not a problem as the FX2LP default behavior is to automatically connect the pull-up resistor.

If you are loading the firmware from EEPROM on connect (boot options) then following things should be taken care:

1. If a "C0" Load is used (only the VID/PID/DID/configuration bytes):

Set the configuration byte in the EEPROM (Byte 7) to 0x00 / 0x01 i.e. The DISCON bit in the Configuration Byte should be set to 0, this will set the EZ-USB status to connected.

2. If a "C2" Load is used on the startup, then the device must load the firmware from the external EEPROM and set the DISCON  bit in the USBCS register from the firmware to before 100ms. In this case, to load the firmware fast, please set the first bit (bit-0) of the EEPROM configuration byte to 1 and make sure to set DISCON to 0 in the firmware after setting all the descriptors and configuration (this is done in the fw.c file of the firmware). Please use a standard example firmware like bulkloop.iic from the FX2LP DVK package in the EEPROM.

If you are using C0 or C2 load, you can try electrically disconnecting the EEPROM from the FX2LP I2C lines and check if the FX2LP will enumerate with default VID and PID as a NO EEPROM Device.

You can also refer to this Application note: FX2LP Hardware Design Guidelines

Thanks,

Yatheesh

View solution in original post

0 Likes
1 Reply
YatheeshD_36
Moderator
Moderator
Moderator
750 replies posted 500 replies posted 250 solutions authored

Hello Tomer,

The D+ line needs to be pulled up by the device within 100 ms of connection to the host PC in order for the host PC to recognize the device.

If you are not using any external firmware load, then this is not a problem as the FX2LP default behavior is to automatically connect the pull-up resistor.

If you are loading the firmware from EEPROM on connect (boot options) then following things should be taken care:

1. If a "C0" Load is used (only the VID/PID/DID/configuration bytes):

Set the configuration byte in the EEPROM (Byte 7) to 0x00 / 0x01 i.e. The DISCON bit in the Configuration Byte should be set to 0, this will set the EZ-USB status to connected.

2. If a "C2" Load is used on the startup, then the device must load the firmware from the external EEPROM and set the DISCON  bit in the USBCS register from the firmware to before 100ms. In this case, to load the firmware fast, please set the first bit (bit-0) of the EEPROM configuration byte to 1 and make sure to set DISCON to 0 in the firmware after setting all the descriptors and configuration (this is done in the fw.c file of the firmware). Please use a standard example firmware like bulkloop.iic from the FX2LP DVK package in the EEPROM.

If you are using C0 or C2 load, you can try electrically disconnecting the EEPROM from the FX2LP I2C lines and check if the FX2LP will enumerate with default VID and PID as a NO EEPROM Device.

You can also refer to this Application note: FX2LP Hardware Design Guidelines

Thanks,

Yatheesh

0 Likes