[CCG5] TAPEX Creek pin out

Announcements

Live Webinar: USB-C adoption. Simple & Cost-efficient solutions | April 18th @9am or 5pm CEST. Register now !

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Ivan_Lee
Level 5
Level 5
Distributor - Zenitron(GC)
100 replies posted 5 likes given 100 sign-ins

We compare with Tapex Creek reference schematic with CCG5 datasheet.

Why are the pin names different with datasheet?

ex : B6 pin :

Tapex Creek  is : GPIO_P4.0

Datasheet      is : P1.4

0 Likes
1 Solution
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

Hi Ivan,

CCG5 datasheet has the pin assignment for host/notebook applications.

We have re-purposed some GPIOs for Tapex Creek and other TBT devices.

For Tapex Creek designs, please follow the reference design. It is tested and certified by Intel.

Best Regards,

Lisa

View solution in original post

0 Likes
1 Reply
ShifangZ_26
Moderator
Moderator
Moderator
10 likes given 250 sign-ins 1000 replies posted

Hi Ivan,

CCG5 datasheet has the pin assignment for host/notebook applications.

We have re-purposed some GPIOs for Tapex Creek and other TBT devices.

For Tapex Creek designs, please follow the reference design. It is tested and certified by Intel.

Best Regards,

Lisa

0 Likes