- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
In a PSoC4 CY8C4146 project I use 16-bit TCPWM in which case the PWM compare value is varied from 0 to some value.
However, for compare value 0, the output is set HIGH instead of LOW, also depicted by the GUI:
Atm the workaround that worked for me is to use PWM + deadband and by setting the deadband further away, but wonder is this bug?
Best regards,
Uros
- Labels:
-
PSoC 4 Architecture
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Uros,
We tried the project at our end and we are seeing 0.
Can you please let us know whether you have connected to line or line_n.
Regards
Alakananda
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Alakananda,
it is wired like this, where reload signal is constantly re-triggering the pwm and actual period is longer (it's set to max possible) and PWM never TC.
BR URos
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Uros,
We tried it at our end and we are seeing that PWM output is going low when compare value is 0.
Can you please share your project so that we can verify
Regards
Alakananda