- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
we did a little (big?) mistake in the conception around the serial flash:
on the last serie of cards (hundreds) we forgot to put a pullup resistor on the CS# (ChipSelect#) signal coming from an FPGA.
The Vcc of the Flash rises about 40 ms before the CS# rises, which is contrary to what the datasheet requires (they should rise together with CLK and Data In too)
Still the cards seem to work fine, but i wonder if there is a risk of corruption or anything alike?
Thanks for your help,
best regards,
Jeremy
Solved! Go to Solution.
- Labels:
-
Serial NOR
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Jeremy,
Thank you for contacting Cypress Community Forum.
Yes, this violates POR timing requirements and does have potential risk. The POR timing violation may cause flash not able to be initialized correctly, thus may cause unpredictable behaviors.
Have a wonderful day
Regards,
Bushra
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Jeremy,
Thank you for contacting Cypress Community Forum.
Yes, this violates POR timing requirements and does have potential risk. The POR timing violation may cause flash not able to be initialized correctly, thus may cause unpredictable behaviors.
Have a wonderful day
Regards,
Bushra
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Bushrah,
Thanks so much for this quick answer!
Have a good day