Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
shchc_3520151
Level 1
Level 1

Dear sir,

We are using CY8C5666AXI-LP004 series cypess controller.

we are facing th issue with frequent reset of controller.

we are going to implement power monitoring for Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt.

please help us to implement it into program. if possible please share the proper documentation.

also we want to implement power monitoring for I/O pins.

please revert back ASAP.

Thanks.

0 Likes
1 Reply
Vasanth
Moderator
Moderator
Moderator
250 sign-ins 500 solutions authored First question asked

Hello Shrikant,

Have you been able to understand the reason for frequent reset ? Also let me know what are you trying to achieve with the interrupt mechanism?

Psoc has different reset sources, power source monitoring is one of them. Power source monitoring - The analog and digital power voltages, VDDA, VDDD, VCCA, and VCCD are monitored in several different modes during power up, active mode, and sleep mode (buzzing). If any of the voltages goes outside predetermined ranges then a reset is generated. The monitors are programmable to generate an interrupt to the processor under certain conditions before reaching the reset thresholds. So please confirm power supply is fine.

You can always refer our hardware design guidelines while making your design. https://www.cypress.com/documentation/application-notes/an61290-psoc-3-and-psoc-5lp-hardware-design-...

Best Regards,
Vasanth

0 Likes