- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm trying to find a confuguration where I can run the CPU at maximum speed (80MHz on CY8C5888AXI-LP096 in this case) and also using the SAR_SEQ component.
Setting the Master clock to 80MHz (with XTAL) will result in an ADC clock > 18MHz = error
I tried using an 18MHz XTAL (Master clock 80MHz) = "Error in component: ADC_SAR_Seq_1_SAR. Divider of SAR ADC clock must be 2 or greater when source clock frequency is between 15 MHz and 40 MHz.", setting the Master clock to 72MHz solves this error so the error test is porabably some indirect error.
Does anyone have a working clock configuration to acheive this?
Thanks for any comment on this.
Jacob
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Setting the Master clock to 80MHz (with XTAL) will result in an ADC clock > 18MHz = error
This is due to a too high sampling frequency. With one channel the sampling can be as high as 1MHz, with two channels only 500kHz.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Setting the Master clock to 80MHz (with XTAL) will result in an ADC clock > 18MHz = error
This is due to a too high sampling frequency. With one channel the sampling can be as high as 1MHz, with two channels only 500kHz.
Bob
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I get it, I can select a lower sampling frequency even if the clock is higher than the maximum input clock to make it lower. A bit strange that this is not adjusted in the SAR_SEQ UI instead. It is confusing when the component always shows what it "would be" if the input clock is 18MHz, and then some recalculated sampling rate.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
JacobLerenius,
Please check threads below re: overclocking ADC_SAR. The idea is to cheat ADC by preventing it from calculating the clock frequency. If clock connected directly, there is API to obtain its frequency, when some other element is introduced in-between, the frequency is not available and the error is not produced
/odissey1