- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, we are using the CY8C4014LQI-421 while VCCD, VDD and VDDIO are shorted together to a stable 1.8V power source.
We also turned on the "EXT_VCCD” bit in the PWR_CONTROL register and turned off the watchdog.
It looks like that we are getting a rapid reset every 0.8 seconds.
We verified that this is not an issue with the code!
Does anyone have any idea what might cause this issue?
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Issy,
In debug mode, WDT interrupt won't work. That matches the issue phenomenon.
In clock tree GUI(double-click ILO under Clock tab in .cydwr), is WDT configured?
Thanks,
Ryan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Issy,
If don't enable "EXT_VCCD" bit manually, how about the result? Please check if there are any external noises on XRES pin.
In addition, you could use CySysGetResetReason() to observe the reason of reset.
Thanks,
Ryan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ryan,
Thank for your reply.
- The results are the same w/wo enabling the ËXT_VCCD” bit.
- The device case (16 QFP) does not have XRES pin.
- The resets appear exactly every 0.8 seconds, so it can’t be noise! (more common to be some kind of Brownout or watchdog, but it’s not)
- We don’t know how to check the CySysGetResetReason as we get this rapid reset.
Best regards,
Issy
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Another information;
in debug mode everything is working fine but upon stopping the debug mode the resets appear at constant frequency.
It looks like some kind of watchdog although it is not enabled.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Issy,
In debug mode, WDT interrupt won't work. That matches the issue phenomenon.
In clock tree GUI(double-click ILO under Clock tab in .cydwr), is WDT configured?
Thanks,
Ryan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Below code can be used in main() to detect if WDT Reset occured.
int mian()
{
/* Enable global interrupts. */
CyGlobalIntEnable;
if(CySysGetResetReason(0) & CY_SYS_RESET_WDT)
{
LED_Write(ON);
while(1);
}
...
...
...
}
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi rzzh,
It was a problem with the watchdog while getting interrupt.
It is okay now.
Thanks for your assistance.
Issy